

Electronics & Experimental Methods

(Part-1 Analog Electronics)

1. Network Analysis.....	(1-13)
1.1 Kirchhoff's Voltage Law (K.V.L.)	
1.1.1 Sign Convention	
1.1.2 Voltage Division Rule	
1.2 Kirchhoff's Current Law (K.C.L.)	
1.2.1 Current Division Rule	
1.2.2 Two Loop Network	
1.3 Superposition Theorem	
1.4 Thevenin's Theorem	
1.5 Norton's Theorem	
1.6 Maximum Power Transfer Theorem	
1.7 Wheatstone Bridge Circuit	
2. Semiconductor Physics.....	(14-43)
2.1 Metals, Semiconductors, and Insulators	
2.2 Direct and Indirect Semiconductors	
2.3 Electrons and Holes	
2.3.1 Effective Mass	
2.4 Intrinsic Material	
2.5 Extrinsic Material	
2.6 The Fermi Level	
2.6.1 Electron and Hole Concentrations at Equilibrium	
2.7 Temperature Dependence of Carrier Concentrations	
2.8 Compensation and Space Charge Neutrality	
2.9 Current Components in Semiconductor	
2.9.1 Drift current (Conductivity and Mobility)	
2.9.2 Diffusion Current	
2.9.3 Einstein Relationship	
2.9.4 Total Current in a Semiconductor	

2.10 Effects of Temperature and Doping on Mobility

2.11 The Potential Variation within a Graded Semiconductor

2.11.1 An Open-Circuited Step-graded Junction

Summary

3. P-N Junction Diode and Their Applications.....(44-99)

3.1 Semiconductor Diode

3.1.1 No Applied Bias

3.1.2 Reverse Bias Condition

3.1.3 Forward Bias Condition

3.1.4 Ideal Diode

3.1.5 Diode Characteristics

3.1.6 Diode Equation

3.1.7 Breakdown Diodes

3.1.8 The Temperature Dependence of the $V-I$ Characteristics

3.2 Diode Resistances

3.2.1 DC or Static Resistance

3.2.2 AC or Dynamic Resistance

3.3 Diode Capacitances

3.3.1 Space-Charge or Transition Capacitance

3.3.2 Diffusion Capacitance

3.4 Load Line Analysis

3.5 Series Diode Configurations with DC Inputs

3.6 Parallel and Series-Parallel Configurations

3.7 Rectifiers

3.7.1 Half-Wave Rectification

3.7.2 Full Wave Rectification

(i) Bridge Network

(ii) Center-Tapped transformer

3.8 Clippers

3.8.1 Series Clippers (Positive and Negative)

3.8.2 Parallel Clippers (Positive and Negative)

Summary

3.9 Clampers

Summary

3.10 Zener Diode

3.10.1 Case-I(V_i and R_L fixed)

3.10.2 Case-II(fixed V_i and variable R_L)

3.10.3 Case-III(fixed R_L and variable V_i)

3.10.4 Zener as a Reference Levels

3.10.5 Zener as a Clipper

4. DC Biasing of C.E. Bipolar Junction Transistors.....(100-140)

4.1 Transistor Construction

4.2 Transistor Operation

4.3 Transistor Configurations

4.3.1 Common Base Configuration

4.3.2 Common Emitter Configuration

4.3.3 Common Collector Configuration

4.4 DC Biasing of CE BJTs

4.4.1 Introduction

4.4.2 Operating Point

4.5 Fixed -Bias Circuit

4.5.1 Q -point

4.5.2 Transistor Saturation

4.5.3 Load-Line Analysis

4.6 Emitter-Stabilized Bias Circuit

4.6.1 Q -point

4.6.2 Saturation Level

4.6.3 Load-Line Analysis

4.7 Voltage-Divider Bias (Exact and Approximate Method)	
4.7.1 Q-point	
4.7.2 Transistor Saturation	
4.7.3 Load-Line Analysis	
4.8 DC Bias with Voltage Feedback	
4.8.1 Q-point	
4.8.2 Saturation Conditions	
4.8.3 Load-Line Analysis	
4.9 Miscellaneous Configuration Examples	
4.10 Thermal Stabilisation of Q-point	
5. AC Analysis of C.E. Bipolar Junction Transistors.....(141-160)	
5.1 Introduction	
5.2 The r_e model of CE Transistor	
5.3 Fixed-Bias Configuration	
5.3.1 Emitter Stabilized Configuration (with C_E)	
5.3.2 Voltage Divider Configuration (with C_E)	
5.4 Emitter Stabilized Configuration (without C_E)	
5.4.1 Voltage Divider Configuration (without C_E)	
5.5 Common Collector Configuration (Emitter Follower)	
5.6 Effect of Load and Source Resistance on Voltage Gain	
6. Operational Amplifier Basics.....(161-188)	
6.1 Characteristics of an Op-Amp	
6.1.1 Input Offset Voltage	
6.1.2 Input Offset Current	
6.1.3 Input Bias Current	
6.1.4 Differential Input Resistance	
6.1.5 Common-mode Rejection Ratio ($CMRR$)	
6.1.6 Supply Voltage Rejection Ratio	
6.1.7 Large-signal Voltage Gain	
6.1.8 Output Voltage Swing	

- 6.1.9 Output Resistance
- 6.1.10 Transient Response
- 6.1.11 Slew Rate
- 6.1.12 Gain-Bandwidth Product
- 6.1.13 The Ideal Op-Amp
- 6.1.14 Equivalent Circuit of an Op-Amp
- 6.1.15 Ideal Voltage Transfer Curve
- 6.2 Open-Loop Op-Amp Configurations
 - 6.2.1 The Differential Amplifier
 - 6.2.2 The inverting Amplifier
 - 6.2.3 The Non-inverting Amplifier
- 6.3 An Op-Amp with Negative Feedback
 - 6.3.1 Block Diagram Representation of Feedback Configurations
- 6.4 Voltage-Series Feedback Amplifier
 - 6.4.1 Negative Feedback
 - 6.4.2 Closed-Loop Voltage Gain
 - 6.4.3 Difference Input Voltage Ideally Zero
 - 6.4.4 Input Resistance with Feedback
 - 6.4.5 Output Resistance with Feedback
 - 6.4.6 Bandwidth with Feedback
 - 6.4.7 Total Output Offset Voltage with Feedback
 - 6.4.8 Voltage Follower
- 6.5 Voltage-Shunt Feedback Amplifier
 - 6.5.1 Closed-Loop Voltage Gain
 - 6.5.2 Inverting Input Terminal at Virtual Ground
 - 6.5.3 Input Resistance with Feedback
 - 6.5.4 Output Resistance with Feedback
 - 6.5.5 Bandwidth with Feedback
 - 6.5.6 Total Output Offset Voltage with Feedback
 - 6.5.7 Current-to-Voltage Converter

6.6 Differential Amplifiers	
6.6.1 Differential Amplifier with One Op-Amp	
6.6.2 Differential Amplifier with Two Op-Amps	
6.7 The Practical Op-Amp	
7. Applications of Operational Amplifier.....(189-227)	
7.1 Summing, Scaling and Averaging Amplifier	
7.1.1 Inverting Configuration	
7.1.2 Non-inverting Configuration	
7.1.3 Differential Configuration	
7.2 The Integrator	
7.3 The Differentiator	
7.4 Active Filters	
7.4.1 First-Order Low-Pass Filter	
7.4.2 Second-Order Low-Pass Filter	
7.4.3 First-Order High-Pass Filter	
7.4.4 Second-Order High-Pass Filter	
7.4.5 Band-Pass Filter	
7.4.6 All-Pass Filter	
7.5 Oscillators	
7.5.1 Oscillator Principles	
7.5.2 Phase Shift Oscillator	
7.5.3 Wein Bridge Oscillator	
7.5.4 Square Wave Generator	
7.6 Basic Comparator	
7.6.1 Zero-Crossing Detector	
7.6.2 Schmitt Trigger	
7.6.3 Voltage Limiters	
Practice Set (Part-1 Analog Electronics).....(228-285)	
Practice Set (Part-1 Analog Electronics) Solution.....(286-306)	
Digital Electronics & Experimental Methods (See Part-2 Booklet of Electronics)	

Electronics & Experimental Methods

(Part-2 Digital Electronics & Experimental Methods)

8. Digital Electronics (Combinational Circuit)(1-47)

8.1 Number System

8.1.1 Decimal Number System

8.1.2 Binary Number System

8.1.3 Octal Number System

8.1.4 Hexadecimal Number System

8.2 Logic Gates

8.2.1 The Inverter

8.2.2 The AND Gate

8.2.3 The OR Gate

8.2.4 The NAND Gate

8.2.5 The NOR Gate

8.2.6 The Exclusive OR Gate

8.2.7 The Exclusive NOR Gate

8.3 Logic Expressions

8.3.1 NOT

8.3.2 AND

8.3.3 OR

8.3.4 NAND

8.3.5 NOR

8.3.6 Ex-OR

8.3.7 Ex-NOR

8.4 Universal Gates

8.4.1 The Universal Property of the NAND Gate

8.4.2 The Universal Property of the NOR Gate

8.5 Rules for Boolean algebra

8.6 Boolean Expressions for Gate Networks	
8.6.1 Sum-of-Product Form	
8.6.2 Product-of-Sums Form	
8.7 Simplification of Boolean Expressions	
8.7.1 Boolean algebra techniques	
8.7.2 The Karnaugh Map	
8.8 Combinational Circuit	
8.8.1 Half Adder and Full Adder	
8.8.2 Half Subtractor and Full Subtractor	
8.9 Decoder and Demultiplexer	
8.9.1 Combinational Logic Implementation using Decoders	
8.10 Encoder	
8.11 Multiplexer	
8.11.1 Boolean Function Implementation using Multiplexers	
9. Digital Electronics (Sequential Circuit)	(48-115)
9.1 Latches	
9.1.1 The S-R Latch	
9.1.2 The Gated S-R Latch	
9.1.3 The Gated D Latch	
9.2 Edge-Triggered Flip-Flops	
9.2.1 The Edge-Triggered S-R Flip-Flop	
9.2.2 The Edge-Triggered D Flip-Flop	
9.2.3 The Edge-Triggered J-K Flip-Flop	
9.2.4 Asynchronous Inputs	
9.3 Pulse-Triggered Flip-Flops (Master-Slave)	
9.3.1 The pulse-Triggered (Master-Slave) S-R Flip-Flop	
9.3.2 The Pulse-Triggered (Master-Slave) D Flip-Flop	
9.3.3 Pulse-Triggered (Master-Slave) J-K Flip-Flop	
Summary	
9.4 Frequency Division of Clock Pulse	

9.5 Asynchronous Counters

9.5.1 A Three-Bit Asynchronous Binary Counter

9.5.2 Asynchronous Decade Counters

9.6 Synchronous Counters

9.6.1 Three-Bit Synchronous Binary Counter

9.6.2 A four-bit synchronous binary counter and timing diagram

9.7 Shift Register Functions

9.7.1 Serial In-Serial out Shift Registers

9.7.2 Serial In-Parallel out Shift Registers

9.7.3 Parallel In-Serial out Shift Registers

9.7.4 Parallel In- Parallel out Shift Registers

9.8 Analysis of Clocked Sequential Circuits

9.8.1 State Equations

9.8.2 State Table

9.8.3 State Diagram

9.8.4 Flip-Flop Input Equations

9.8.5 Analysis with D Flips-Flops

9.8.6 Analysis with JK Flip-Flops

9.9 Digital-to-Analog (D/A) Conversion

9.9.1 Digital and Analog Signals

9.9.2 Binary-weighted Input D/A converter

9.9.3 R/2R ladder D/A converter

9.9.4 D/A performance characteristics

9.10 Analog-to-Digital (A/D) Conversion

9.10.1 Simultaneous A/D converter

10. Experimental Methods.....	(116-169)
10.1 Error Analysis	
10.1.1 Definition of Errors	
10.1.2 Accuracy and Precision	
10.1.3 Absolute and Relative errors	
10.1.4 Combination (propagation) of Errors:	
10.1.5 Significant figures and Round off	
10.1.6 Mathematical Operations and Significant Figures	
10.2 Data Interpretation and Analysis	
10.3 Error Propagation	
10.4 Statistical Model	
10.4.1 The Binomial Distribution	
10.4.2 The Poisson Distribution	
10.4.3 The Gaussian Distribution	
10.5 Least Squares Fitting	
10.6 Nuclear Detector	
10.6.1 Gaseous Ionization Detectors	
10.6.1.1 Ionization Chamber	
10.6.1.2 Proportional Counter	
10.6.1.3 Geiger-Muller (GM) Detector	
10.6.2 Scintillation Counter	
10.6.3 Semiconductor Detector	
10.7 Energy Spectrum and Pulse Height Distribution	
10.8 Temperature Sensor	
10.9 Pressure Sensor	
10.10 Vibration Sensor	
Practice Set (Part-2 Digital Electronics & Experimental Methods).....	(170-183)
Practice Set (Part-2 Digital Electronics & Experimental Methods) Solution.....	(184-197)
Analog Electronics (See Part-1 Booklet of Electronics)	